--- 產(chǎn)品詳情 ---
| Function | Differential |
| Additive RMS jitter (Typ) (fs) | 90 |
| Output frequency (Max) (MHz) | 2000 |
| Number of outputs | 2 |
| Output supply voltage (V) | 2.5, 3.3 |
| Core supply voltage (V) | 2.5, 3.3 |
| Output skew (ps) | 10 |
| Features | 1:2 fanout |
| Operating temperature range (C) | -40 to 85 |
| Rating | Catalog |
| Output type | LVPECL |
| Input type | LVCMOS, LVDS, LVPECL |
- 1:2 Differential Buffer
- Single Clock Input
- Universal Inputs Can Accept LVPECL, LVDS,
LVCMOS/LVTTL - Two LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 33 mA
- Very Low Additive Jitter: <100 fs, RMS in 10-kHz
to 20-MHz Offset Range - 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 450 ps
- Maximum Output Skew: 10 ps
- LVPECL Reference Voltage, VAC_REF, Available
for Capacitive-Coupled Inputs - Industrial Temperature Range: –40°C to 85°C
- Supports 105°C PCB Temperature
(Measured at Thermal Pad) - Available in 3-mm × 3-mm QFN-16 (RGT) Package
- ESD Protection Exceeds 2 kV (HBM)
The CDCLVP1102 is a highly versatile, low additive jitter buffer that can generate two copies of LVPECL clock outputs from one LVPECL, LVDS, or LVCMOS input for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP1102 clock buffer distributes a single clock input (IN) to two pairs of differential LVPECL clock outputs (OUT0, OUT1) with minimum skew for clock distribution. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP1102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP1102 is characterized for operation from ?40°C to 85°C and is available in a QFN-16, 3-mm × 3-mm package.
為你推薦
-
TI數(shù)字多路復用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習慣有所幫助。1走線長度2346瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應滿足工廠加工能力,2488瀏覽量 -
基于STM32的300W無刷直流電機驅(qū)動方案2023-07-06 10:02
-
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34