資料介紹
Over the past five years, the development of true analog CMOS processes
has led to the use of high-speed analog devices in the digital arena.
System speeds of 150 MHz and higher have become common for digital
logic. Systems that were considered high end and high speed a few years
ago are now cheaply and easily implemented. However, this integration
of fast system speeds brings with it the challenges of analog system
design to a digital world. This document is a guideline for printed circuit
board (PCB) layouts and designs associated with high-speed systems.
“High speed” does not just mean faster communication rates (e.g., faster
than 1 gigabit per second (Gbps)). A transistor-transistor logic (TTL)
signal with a 600-ps rise time is also considered a high-speed signal. This
opens up the entire PCB to careful and targeted board simulation and
design. The designer must consider any discontinuities on the board. The
“Time-Domain Reflectometry” and “Discontinuity” sections explain how
to eliminate discontinuities on a PCB. Some sources of discontinuities are
vias, right angled bends, and passive connectors.
The “Termination” section explains about terminations for signals on
PCBs. The placement and selection of termination resistors are critical in
order to avoid reflections.
As systems require higher speeds, they use differential signals instead of
single-ended signals because of better noise margins and immunity.
Differential signals require special attention from PCB designers with
regards to trace layout. The “Trace Layout” section addresses differential
traces in terms of trace layout. Crosstalk, which can adversely affect
single ended and differential signals alike, is also addressed in this
section.
All the dense, high-speed switching (i.e., hundreds of I/O pins switching
at rates faster than 500-ps rise and fall times) produces powerful transient
changes in power supply voltage. These transient changes occur because
a signal switching at higher frequency consumes a proportionally greater
amount of power than a signal switching at a lower frequency. As a
result, a device does not have a stable power reference that both analog
and digital circuits can derive their power from. This phenomenon is
called simultaneous switching noise (SSN). The “Dielectric Material”
section discusses how to eliminate some of these SSN problems through
careful board design.
has led to the use of high-speed analog devices in the digital arena.
System speeds of 150 MHz and higher have become common for digital
logic. Systems that were considered high end and high speed a few years
ago are now cheaply and easily implemented. However, this integration
of fast system speeds brings with it the challenges of analog system
design to a digital world. This document is a guideline for printed circuit
board (PCB) layouts and designs associated with high-speed systems.
“High speed” does not just mean faster communication rates (e.g., faster
than 1 gigabit per second (Gbps)). A transistor-transistor logic (TTL)
signal with a 600-ps rise time is also considered a high-speed signal. This
opens up the entire PCB to careful and targeted board simulation and
design. The designer must consider any discontinuities on the board. The
“Time-Domain Reflectometry” and “Discontinuity” sections explain how
to eliminate discontinuities on a PCB. Some sources of discontinuities are
vias, right angled bends, and passive connectors.
The “Termination” section explains about terminations for signals on
PCBs. The placement and selection of termination resistors are critical in
order to avoid reflections.
As systems require higher speeds, they use differential signals instead of
single-ended signals because of better noise margins and immunity.
Differential signals require special attention from PCB designers with
regards to trace layout. The “Trace Layout” section addresses differential
traces in terms of trace layout. Crosstalk, which can adversely affect
single ended and differential signals alike, is also addressed in this
section.
All the dense, high-speed switching (i.e., hundreds of I/O pins switching
at rates faster than 500-ps rise and fall times) produces powerful transient
changes in power supply voltage. These transient changes occur because
a signal switching at higher frequency consumes a proportionally greater
amount of power than a signal switching at a lower frequency. As a
result, a device does not have a stable power reference that both analog
and digital circuits can derive their power from. This phenomenon is
called simultaneous switching noise (SSN). The “Dielectric Material”
section discusses how to eliminate some of these SSN problems through
careful board design.
FPGA
加入交流群
掃碼添加小助手
加入工程師交流群
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- Designing with a New Super Fast 0次下載
- Designing High Speed Active Filt 0次下載
- 為您的FPGA選擇合適的電源 59次下載
- OPA561,pdf(High-Current, High-
- Guidelines for Completion of a
- 高功率高亮度LED驅(qū)動(dòng)器,Driving high powe
- Designing High-Performance DSP
- Designing auto power systems w
- Designing a High Performance S
- Designing a 33MHz, 32-Bit PCI
- Designing a High Performance S
- Designing a 33MHz, 32-Bit PCI
- Designing with 1.5-V Devices
- Ground and VCC Bounce of High-
- Measurement guidelines for DVB
- DPHY在high-speed模式下有雙向傳輸?shù)墓δ軉幔?/a> 1.7k次閱讀
- 什么是閾值、上拉電阻和下拉電阻、負(fù)載電流? 2.6k次閱讀
- 如何創(chuàng)建一個(gè)high-level和object-oriented的模型 1.1k次閱讀
- SiamRPN:High Performance Visual Tracking with Siamese Region Proposal Network 孿生網(wǎng)絡(luò) 1.8k次閱讀
- 幾種檢查代碼質(zhì)量的利器介紹 1.9k次閱讀
- 一個(gè)由探測(cè)線(xiàn)圈和反相器構(gòu)成振蕩器的選頻模塊 2.1k次閱讀
- 寬禁帶器件和仿真環(huán)境介紹 2k次閱讀
- 在貼片加工廠(chǎng)中有哪些安全防護(hù)需要了解 2k次閱讀
- 復(fù)合放大器實(shí)現(xiàn)高精度的高輸出驅(qū)動(dòng)能力 獲得最佳的性能 2.1k次閱讀
- 用降壓型穩(wěn)壓器或線(xiàn)性穩(wěn)壓器電源時(shí)值來(lái)會(huì)為負(fù)載供電 1.5k次閱讀
- 鋰電池并聯(lián)充電時(shí)保護(hù)板均衡原理 3.8w次閱讀
- 更小更智能的電機(jī)控制器推進(jìn)HEV/EV市場(chǎng) 1.6k次閱讀
- 如何理解ARM異常、中斷和向量表 4.7k次閱讀
- I2C基本的傳輸方式知識(shí)整理 2.1w次閱讀
- 以i.MX6UL為例為大家介紹上電時(shí)序的設(shè)計(jì) 2.3w次閱讀
下載排行
本周
- 1MDD品牌三極管MMBT3906數(shù)據(jù)手冊(cè)
- 2.33 MB | 次下載 | 免費(fèi)
- 2MDD品牌三極管S9012數(shù)據(jù)手冊(cè)
- 2.62 MB | 次下載 | 免費(fèi)
- 3聯(lián)想flex2-14D/15D說(shuō)明書(shū)
- 4.92 MB | 次下載 | 免費(fèi)
- 4收音環(huán)繞擴(kuò)音機(jī) AVR-1507手冊(cè)
- 2.50 MB | 次下載 | 免費(fèi)
- 524Pin Type-C連接器設(shè)計(jì)報(bào)告
- 1.06 MB | 次下載 | 免費(fèi)
- 6新一代網(wǎng)絡(luò)可視化(NPB 2.0)
- 3.40 MB | 次下載 | 免費(fèi)
- 7MS1000TA 超聲波測(cè)量模擬前端芯片技術(shù)手冊(cè)
- 0.60 MB | 次下載 | 免費(fèi)
- 8MS1022高精度時(shí)間測(cè)量(TDC)電路數(shù)據(jù)手冊(cè)
- 1.81 MB | 次下載 | 免費(fèi)
本月
- 1愛(ài)華AIWA HS-J202維修手冊(cè)
- 3.34 MB | 37次下載 | 免費(fèi)
- 2PC5502負(fù)載均流控制電路數(shù)據(jù)手冊(cè)
- 1.63 MB | 23次下載 | 免費(fèi)
- 3NB-IoT芯片廠(chǎng)商的資料說(shuō)明
- 0.31 MB | 22次下載 | 1 積分
- 4H110主板CPU PWM芯片ISL95858HRZ-T核心供電電路圖資料
- 0.63 MB | 6次下載 | 1 積分
- 5UWB653Pro USB口測(cè)距通信定位模塊規(guī)格書(shū)
- 838.47 KB | 5次下載 | 免費(fèi)
- 6技嘉H110主板IT8628E_BX IO電路圖資料
- 2.61 MB | 4次下載 | 1 積分
- 7蘇泊爾DCL6907(即CHK-S007)單芯片電磁爐原理圖資料
- 0.04 MB | 4次下載 | 1 積分
- 8100W準(zhǔn)諧振反激式恒流電源電路圖資料
- 0.09 MB | 2次下載 | 1 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935137次下載 | 10 積分
- 2開(kāi)源硬件-PMP21529.1-4 開(kāi)關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420064次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233089次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191439次下載 | 10 積分
- 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183353次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81602次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73822次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65991次下載 | 10 積分
電子發(fā)燒友App





創(chuàng)作
發(fā)文章
發(fā)帖
提問(wèn)
發(fā)資料
發(fā)視頻
上傳資料賺積分
評(píng)論